Abstract: By combining the concepts of multiple-sliding-surface and integral-variable-structure controls, one can develop a robust controller for a multiphase 9 V VRM, which comprises four parallel DC-DC synchronous buck convertors operating at 300 kHz. The advantages of the control scheme are its simplicity in design, good dynamic response, robustness, ability to nullify the bus-voltage error and the error between the load currents of the convertor modules, and ability to reduce the impact of high-frequency dynamics due to parasitics on the closed-loop control system. Unlike a conventional variable-structure controller (VSC), which achieves superior transient performance by optimising (and hence, by varying) the switching frequency, the novel controller is able to retain the excellent dynamic performance of a conventional VSC and yet maintain a constant-frequency operation of a PWM controller under 'steady-state' condition. The latter is achieved by obtaining a duty-ratio signal; however, unlike a PWM controller, the new controller calculates the duty ratio based on Lyapunov's stability crietrion. Thus, the new controller also permits interleaved operation of the VRM modules.
Introduction
The power requirement for microprocessors doubles approximately every 36 months. Future power-delivery systems for microprocessors need to provide high currents at very low noise margins [1] . In addition, transient response specifications are also becoming more stringent. For instance, the design requirements specified by Intel for VRM 9.0 are shown in Table 1 [2] . Designing VRMs to meet this continually increasing power requirement at low voltages and high currents remains challenging. To achieve the specified transient-load response a single buck convertor would require a very high output-filter capacitance, which would increase the size of the VRM and make it impractical.
Paralleling a number of DC-DC synchronous-buckconvertor (SBC) modules (as shown in Fig. 1 ) using interleaving technique solves this problem [3, 4] , thereby increasing the output ripple frequency and reducing the size of the output-filter capacitance. The multiphase VRM, comprising parallel DC-DC SBCs, operates under closedloop feedback control to regulate the bus voltage and to achieve a uniform current distribution among the interleaved modules. The interaction among the convertor modules is a major source of nonlinearity, in addition to the switching nonlinearity. However, there are few studies on the nonlinear control of parallel DC-DC convertors where, unlike the stand-alone convertors, there is a strong interaction among the convertor modules apart from the feed-forward and feedback disturbances.
In [5] , a fuzzy-logic compensator is proposed for the master-slave control of a parallel DC-DC convertor. The controller uses a proportional-integral-derivative (PID) expert to derive the fuzzy-inference rules; it shows improved robustness compared with linear controllers. However, the control design is purely heuristic and the stability of the overall system has not been proven. In [6] , a VSC has been developed for a buck convertor using interleaving. However, the interleaving scheme works only for three parallel modules. Besides, that paper does not give any details regarding the existence and stability of the sliding manifolds.
In this paper, we implement a hybrid nonlinear controller for parallel SBCs and demonstrate experimentally that the steady-state and transient performances of the closed-loop parallel SBC satisfies Intel's VRM 9.0 design specifications (as shown in Table 1 ). The controller uses the concepts of integral-variable-structure-and multiple-sliding-surfacecontrol (i.e. IVSC and MSSC) schemes [7] . The IVSC retains all of the properties of a VSC, i.e. simplicity in design, good dynamic response and robustness. In addition, the integral action of the IVSC eliminates the bus-voltage error and the error between the load currents of the convertor modules under steady-state conditions, and it reduces the impact of very high-frequency dynamics due to parasitics on the closed-loop system. Finally, when the error trajectories are inside the boundary layer we are able, by modifying the control using the concepts of MSSC [8, 9] or the block-control principle [10, 11] , to reject mismatched disturbances [12, 13] and keep the steady-state switching frequency constant.
Nonlinear-control scheme
The control scheme for the convertor has two modes of operation: one when the error trajectories are outside the boundary layer and the other when they are inside the boundary layer. The block diagram of the overall control scheme is shown in Fig. 2 for N parallel SBC modules. The boundary layer, which is time-varying, is formed by a ramp signal with a frequency f s ( ¼ 1/T s ). The limits of this boundary layer correspond to the maximum and minimum values of the ramp. At the beginning of each switching cycle, we determine whether the error trajectories (as shown in Fig. 3 ), which govern the regulation of the multiphase Fig. 2 Illustration of the hybrid nonlinear control scheme for the 'first' SBC module of an N-module SBC
The control schemes for the other NÀ1 modules are the same. The outer and inner controls are described in Section 2. The block 'F' represents a lowpass filter, which eliminates all harmonic components including and above the switching frequency. The block 'differential amplifier' represents a differential amplifier used to sense the inductor current 
are within the limits of the time-varying ramp, and based on that, determine what is the mode of operation. In (1), the constants G k1O , G k2O and G k3O are the controller gains (selection process described in [7] ), f vk and f ik are the feedback-sensor gains for the output voltage and inductor currents, V r is the reference of the output bus voltage, and 1 N P N j¼1 f ij i Lj represents the average of all inductor currents. The first two terms in (1) minimise voltage error while the third term ensures equal distribution of load current among the various modules. The last term improves the dynamic response of the system. The derivatives in a conventional VSC are replaced by integrals in (1). This is desirable because the integrators filter out the impacts of the highfrequency parasitic dynamics of the switching convertors. If s k is above the boundary, the control signal to the high-side switch of a SBC is a constant high while if it is below the boundary, the switch is turned off till the error trajectory falls within the boundary. The conditions under which control saturation outside the boundary layer guarantees that the error trajectories will reach the boundary layer are derived in [2, 7] .
To derive the control law within the boundary layer, first, using Fig. 1 and a state-space-averaged model, we define the dynamics of the parallel DC-DC SBC as:
where, d k is the duty ratio, i Lk and v Ck are the averaged values of the inductor currents and capacitor voltages, and i ko are the load current of individual convertor. Next, we define the following sliding surfaces/error trajectories inside the boundary layer (computation of s 1k and s 2k illustrated in Fig. 4) :
where
G k1I , G k2I and G k3I are the controller gains (selection process described in [7] ). The sliding surfaces (3) and (4) 
Substituting (2) in (8) yields
Substituting for i Lk from (4) into (9) we obtain
We let 
Equation (13) 
Next, using the Lyapunov function
and (13) and (14), we can show that
is less than zero provided that
which ensures that, for the above choice of control d k , the stability of the sliding surface s 2k is guaranteed. We also note that, in (17), the term a 1k s 2k compensates for any parametric uncertainty in r Lk . (Typically, such variations due to manufacturing tolerances are within 5%.) For instance, if r Lk is slightly higher than its nominal value, then a slightly higher i Lk is required to regulate the output voltage at the reference value. This compensation is achieved (due to slight adjustment in d k ) owing to slight variation in s 2k that depends on i Lkd , which in turn depends on s 1k ; the latter accounts for error in the output voltage. Using the error signal v ek , which is obtained from the duty ratio d k using v ek ¼ V m d k , and the fixed-frequency ramp signals, we can operate N parallel DC-DC SBCs in synchroncity or in interleaving.
Experimental results
Figures 5 and 6 show the experimental prototype of the overall multiphase VRM and the circuitry for one power module, respectively. The experimental printed-circuit board (PCB) has four layers to reduce the impact of noise and enable operation at a high switching frequency. The parameters for the VRM are tabulated in Table 2 , while the control specifications are outlined in Table 1 . The VRM comprises four phases of the power stage (i.e. parallel DC-DC SBCs) and the nonlinear controller, outlined in Section 2, using analogue circuits. The complete details of the experimental VRM implementation are provided in [2] . The four modules of the VRM operate at 300 kHz and are interleaved. The interleaving technique is implemented by phase shifting the drive signals of the paralleled modules by 3601/N, where N is the number of parallel SBCs. Because we have four modules, we have phase-shifted the drive signals by a quarter of a switching cycle. This is ratified in Fig. 7 , which shows the gate signals of the high-and lowside power MOSFETs (FDP6035L and FDP8030L, respectively), under steady-state conditions. Figure 8 shows the output voltages and the inductor currents of the four modules of the VRM, under steadystate conditions. The four inductor currents are interleaved, i.e. they differ in phase by 901. The high-side switches in the four modules of the VRM are turned on at time intervals that are a quarter of a switching-time period apart from each other. Therefore, the inductor currents do not rise and fall at the same time, but, are phase shifted by a quarter of a switching cycle. Figure 9 shows the load current and the output voltage of the VRM during a step-down load transient of 60 A to 20 A at a slew rate of 50 A/ms. During the severe load transient, the output voltage stays within the 2% limit, as specified by Intel VRM specifications in Table 1 . The inductor currents of the four phases also respond satisfactorily and maintain an even distribution of the load current among the modules during the transient conditions. The performance of the VRM remains excellent even during a step-up load transient of 20 A to 60 A (at a slew rate of 50 A/ms). This is illustrated in Fig. 10 . Once again, the output voltage satisfied the Intel VRM specifications and the current sharing was maintained Currently the project has access to only two current amplifiers, so only two current waveforms can be recorded at once; this applies also to Figs. 9-12 a Inductor currents (5 A/division) for modules 1 and 3 b Inductor currents (5 A/division) for modules 2 and 4 during the dynamic condition in spite of a rapid change in the load. Finally, Figs. 11 and 12 show the error-trajectory waveforms s 1k and s 2k during the load transients.
Summary and conclusions
Using the concepts of integral-variable-structure and multiple-sliding-surface controls (i.e. IVSC and MSSC), we have implemented a robust nonlinear controller for a four-phase VRM, operating at 300 kHz. The power stage of each phase comprises a synchronous buck convertor, the input to all of which is 12 V; the output voltage of the VRM is set at 1.45 V. We demonstrate the excellent performances of the multiphase VRM under steady-state and severe dynamic conditions. The controller is able to retain the 'transient' performance of a conventional sliding-mode/min-max controller (SMC/MMC) and yet maintain a constantfrequency operation of a PWM controller under 'steadystate' conditions. The latter are achieved by obtaining a duty-ratio signal; however, unlike a conventional PWM controller, the new controller calculates the duty ratio based on Lyapunov's stability criterion. The robust controller nullifies the bus-voltage and the load-current errors, exhibits good current sharing under steady-state and dynamic conditions, and, by using IVSC (which uses integrators in the control instead of the differentiators in a conventional SMC/MMC), filters out any impacts of the high-frequency parasitic dynamics in the system. An added advantage of Top trace: inductor current a
Step-down, experimental results for SBC modules 1 and 3 b
Step-down, experimental results for SBC modules 2 and 4 c
Step-up, experimental results for SBC modules 1 and 3 d
Step-up, experimental results for SBC modules 2 and 4 the control is that it enables the modules to be interleaved which reduces the output-capacitor size and makes the whole system more compact.
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